This paper presents the effects of gate poly-silicon oxidation (GPOX) on negative bias temperature instability (NBTI) in buried channel body-tied and SOI FinFETs for the first time using a measurement technique without a recovery during a NBT-stress test. Gate length dependency of the NBTI on FinFETs with GPOX is analyzed with various gate oxide thicknesses, stress biases, substrate biases, and device structures. In addition, the proposed revamped geometry-aware reaction-diffusion model explains the GPOX effects on 3D FinFET with gate length dependency. Keywords: NBTI, On-the-fly, GPOX, FinFET, gate length dependency Introduction 3-dimensional (3D) multi-gate FinFET structures are promising nano-scale devices with high robustness on shortchannel effects and excellent scalability using conventional processes [1,2]. Additionally, a GPOX process is used to eliminate gate-induce drain leakage (GIDL) current by weakening the electric field in the drain-to-gate overlap region to reduce the off-state leakage current of a buried channel PMOS [3,4].
Introduction 3-dimensional (3D) multi-gate FinFET structures are promising nano-scale devices with high robustness on shortchannel effects and excellent scalability using conventional processes [1, 2] . Additionally, a GPOX process is used to eliminate gate-induce drain leakage (GIDL) current by weakening the electric field in the drain-to-gate overlap region to reduce the off-state leakage current of a buried channel PMOS [3, 4] .
As the device is scaled down, the NBTI starts to limit the device performance and reliability more when compared to hotcarrier injection [5] . An NBTI measurement technique without recovery effects is important to understand the proper NBTI characteristics of 3D GPOX FinFETs [6] [7] [8] .
Experiments The schematics of a buried channel PMOS body-tied FinFET with GPOX is shown in Fig. 1 . Detailed fabrication processes of body-tied FinFET and GPOX have been reported previously [2, 9] . For NBT-stress measurement, a conventional stress-measurementstress (SMS) method with device healing [7] and an on-the-fly (OTF) method with a gate/drain pulse to reduce recovery effects are used [8] . The gate oxide thicknesses (Tox) of the body-tied FinFETs and the SOI FinFETs were 2.6nm and 5.8nm, respectively, when the GPOX thickness was 2.3nm at bulk silicon substrate. Fig. 2 Fig. 3 . The time-coefficient n [11] of the body-tied and the SOI FinFET with the SMS-method was 0.22-0.27, but the OTF-method shows an n value of 0.11 for both devices. The OTFmethod eliminates the recovery-effects, thus showing nonrecovered NBTI characteristics with the decreased time-coefficient [6, 7] . The similar n resulting from the OTF-method for various device structures and oxide fields (Eox) shows an identical degradation mechanism of NBTI, reaction-diffusion (R-D) model [6] . However, the Eox-coefficient m shows no measurement method dependency while it does show device structure dependency, as seen in Fig. 4 [11]. The ISLin degradation with various gate/drain pulse duties, the ratio of a stress pulse time to the total pulse time (monitor+stress time), are shown in Fig. 5 with a fixed stress bias of 3.3V to confirm the OTF-method. The independence of the 1-4244-0919-5/07/$25 00 ©2007 IEEE 680 gate/drain pulse duty shows that no recovery effects occurred during the OTF-method. The OTF-method uses a pulse duty of 70% in this work. Fig. 6 shows the degradation of ISLin on grounded body-tied FinFETs with various DC stress biases (VSess). The VStress increment induces additional holes at the Si/SiO2 interface and breaks more Si-H bonds. Fig. 7 and Fig. 8 LG=100nm, W F =4nm, H =100nm o0 3 Temp=125xC, ts =1000sec LG 
